ISD announces the completion of the PLL IP.
An associative block that enables the PLL to operate with a reference clock from multiple sources (Crystal Oscillator, digital clock or sine wave) and a CMOS Output buffer that will enrich the existing DARE180XH_IO library are included in the CDR data package. The PLL CDR is successful!
ISD announces the completion of the ADC IP. This is 6 multiplexed input (differential or single-ended), low-noise, radiation hardened... read more
IT announces the completion of the LO IP. The LO presents a 16MHz on-chip oscillator based on a frequency-locked... read more
VTT announces the completion of the radiation hardened POR IP. This low power (<300μA) supervisory circuit monitors up to... read more
IT announces the completion of the BGR IP. The radiation hardened BGR is designed for reliable performance in space... read more
The consortium announces Fab-Out of the PROMISE Pilot Circuit read more
Imec announce the achievement of CDR completion for the embedded NVM IP. The IP is effectively designed from scratch... read more
After successful eFPGA CDR and its data package delivery, the eFPGA embedding an adder function passed its first RTL... read more
After a first successful phase of collaboration with IMEC, that led to a set of optimized radiation hardened standard... read more
ISD announces the completion of the DAC IP. This is a single channel, low-noise, radiation hardened DAC adequate for... read more
PROMISE consortium announces the achievement of CDR completion for the PROMISE Pilot Circuit on 31st of January 2023. read more
Leave a Reply